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Abstract 
The paper outlines a design method of digital systems. The effect of problem partitioning 
can be taken into consideration in the specification of the control proced ure. The event-
sequence represented by the operation order of the functional units can be handled and 
so, maximally parallel structures can be formed in systematic steps. The functional units 
are considered as "black boxes" and there is no need to make any difference between 
hardware and software realisations during the design procedure of the architecture. For 
that reason, the method can be used for redesigning e.g. a software problem, realised by a 
single source, in order to implement it in a parallel structure, which may consist of either 
software or hardware units. 
Ileywords: logic design, parallel processing, problem partitioning, control unit. 
Introd uction 
The aim of the outlined in this paper method is to design digital systems to 
be decomposed for parallel processing (for details see B.,(NYAI (1987)). 
A digital system consists of a control unit and some functional units. 
The functional units perform separate subtasks; the control unit co-ordinates 
the functional units and organizes the internal and external procedures. 
Most methods provide systematic tools only for designing the control unit 
and the functional units are assumed to be given or chosen in advance. In 
this way, the design procedure is separated into at least two parts. The first 
part consists of intuitive steps from the initial drafting of the problem till 
specifying the functional units and the control proced ure. The second part 
is a mainly systematical design of the control unit. 
For that reason the control unit and the functional units to be con-
trolled are designed separately and thus communication between them is 
determined by the formal rules of the design methods. In this way, many 
special properties of the functional units are hidden by the formal tools of 
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describing (e.g. flow graph). This separated design increases the number of 
heuristic steps, because: 
@ the effect of the heuristic problem decomposition can be evaluated 
only by trial; 
@ checking the possibility of parallel processing cannot be made system-
atically; 
l1li the availability of the input values for a functional unit cannot be 
checked systematically; 
It a correspondence between the functional units and the available re-
sources are determined intuitively by the designer; 
So, optimality cannot be ensured for the further design steps. 
The New Method 
For avoiding the disadvantages mentioned above, a new structure is to be 
applied. In this, the control unit does not exist separately. The efficiency 
of a heuristic problem-partitioning can be examined by introducing extra 
symbols in addition to the usual input and output ones. The main new 
symbols are as follows: 
1. Functional elements (FE) which are abstract resources performing the 
subtasks of the problem. Each FE may have arbitrary properties. 
2. Processor elements (PE) which are concrete realisations of F E-s. 
The F E-s are handled as black boxes specified by their properties. Thus, 
any set of building blocks can define the F E-s. After having realized the 
F E-s by concrete P E-s, the extra properties of the P E-s can be exhausted 
by updating the knowledge-base of the conditions and new design rules can 
be formed. 
A Simple Example for Demonstrating the Method 
Let a simple example illustrate the most important results of the method. 
The problem to be solved is the scalar product oftwo vectors, expressed 
as 
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Problem Partitioning 
Let the problem be partitioned as follows: 
• The product of the two external input variables (ai, bi) is produced by 
FEl . It is denoted by FEl(ai,bi). 
• Summation the product and the result of the last calculation step is 
performed by FE2. It is denoted by FE2(FEllXi-l). 
• Storing the result for one cycle of the calculation is executed by F E 3 • 
It is denoted by FE3(FE2), thus, Xi-l can be denoted by FE3. 
In a short form: 
FEl (ai,bd, 
F E2 (F El, F E3) , 
FE3 (FE2). 
As mentioned earlier, F E-s are handled as black boxes specified by 
their connections. For example: 
" As the above expressions indicate, the variables within the brackets 
represent inputs which must be ready for starting the given FE. 
" The time required by FE from starting till producing a result, can 
also be given as a specification. The method can also handle unknown 
times. In the above example, let the times be given as follows: 
TFEl 10 
TFE2 5 
TFE3 1, 
where the values denote the numbers of the clock cycles required for 
producing the results. 
" The F E-s are supposed not to accept a new start, while their results 
are being used by any other F E-s. Thus the Operation Cycle of a 
FE (OCFE) consists of two parts. The first part is the time of pro-
ducing the result; and the second part is the time, while the result is 
being used. 
Event Sequence and Parallel Processing 
Let the possibility of parallel processing and the sequence of events be ex-
amined in two phases: 
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III It is obvious that two F E-s cannot work in a parallel way, if at least 
one of them requires the result of the other. It can be expressed as 
a "compatibility relation", so the maximal compatibility classes and 
optimal closed covers can be determined by the well-known steps. In 
our example, the optimal cover is: 
ID The FE's contained by a common class of the cover can work in a 
parallel way if the input variables required by them are available. The 
input variables of a FE are to be distinguished according to their 
sources, because they may be supplied from outside or produced in-
side the system. Both types of the variables can he observed in Fig. 1, 
which is obtainable directly from the above cover. The lines with ar-
rows represent the ways of data transfer. In other words, the existence 
of a cover provides only a necessary condition for parallel processing. 
For the cause of sufficiency, the input variables must also be available 
at the proper time. 
Fig. 1. Initial drafting of the problem 
III The availability of the internal input variables can be examined easily 
on the basis of the routes in Fig. 1. 
ID The availability of the external input variables can be ensured by a 
proper dialogue with the environment. 
If the availability cannot be ensured in any of the cases mentioned 
above, then another closed cover may be attempted. In this way, the solution 
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can be fitted and optimized to the preconditions set by the environment of 
the system. 
Possible Goals of Optimization 
Let the effect of some aims of optimization be demonstrated as follows. 
III Minimizing the time required by the complete procedure. The oper-
ation cycles specified by Fig. 1 and by the values ofTFE's listed above, 
are to be calculated as sums of the values of times required for pro-
ducing the results and for the necessary data availability: 
OCFE1 
OCFE2 
OCFE3 
10 + 5 
5+1 
1+5 
15 
6 
6. 
Obviously, the longest time (OCmax = OCFE) can be considered as a 
bottleneck, which determines the minimal time required for executing 
the complete procedure. In our example: OCmax = OCFE1 • 
If a Local Memory is introduced for storing the result of F El during 
one operation-cycle, then the value of OCmax can be reduced. The 
Local IvIemory can be considered as a new FE, which changes the 
connections. As a consequence, FE's may require a new interpretation 
and thus the design procedure must be repeated for the new set of 
FE's. In our example: 
F El (ai, bi) 
FEz (FE3, FE4) 
FE3(FE2 ) 
FE4 (FE1 ), 
where F E4 represents the Local Memory. 
Based on this new description, a new structure and new values of the 
operation-cycles are obtained as shO\vn in Fig. 2. In this case, the 
bottleneck remained at F El' The operation cycle of F El is almost 
twice as long as of the other FE's. If F El is duplicated as shown in 
Fig. 3. then both copies of F El ---+ (FEll, F E 12) may be started 
in an overlap. So, the complete procedure will be executed in a time 
determined by the fastest elements. Obviously, the duplication of 
F El requires the duplications of other FE's, too (Fig. 3), because 
the meaning of the complete procedure must remain unchanged. The 
duplication of all FE's, does not necessarily involve the duplication of 
all PE's required for the realization. 
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Fig. 2. Introduction of a local memory 
Fig. 3. Duplication of functional elements 
(j Minimizing the number of the processor elements (PE's) required for 
the realisation. 
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Let it be assumed that a set of processor elements is to be applied, 
which can realise the set of FE's as follows: . 
PE1 : FEll,FE12 
P E2 : FE21 , F E22 
PE3 : FE31,FE32,FE41,FE42. 
The covering requirement determines the necessary numbers of copies 
for each PEas follows: 
for PE1 : PEn 
for PE2 : PE2 
for PE3 : PE3 
and PE12 
and PE32 
(two elements) 
(one element) 
(two elements). 
Fig. 4 shows the PE-structure obtained by the above steps. 
1 
p~ 
Fig. 4. Assignment of processor elements 
Based on Fig. 4, the flow graph of the control procedure can be ob-
tained realising the parallel processing shown in Fig. 5. On the top 
of the PE blocks, the input variables are listed which are required by 
the given PE. 
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I 
Fig. 5. Completing the control procedure 
This flow graph can be considered as the initial specification for a 
control unit design procedure (BANYAI (1987)). 
Concl us ions 
The design method demonstrated by the above simple example is based on 
the following results: 
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El A simultaneous handling of the problem partitioning and the control 
procedure. 
e Expanding of the control unit design methods for the systematic sys-
tem design . 
• The realization of the parallel processing based on a selection algo-
rithm which ensures the optimal parallel structure for conditions given 
in advance. 
e The interpretation of the state-reduction for simultaneous control pro-
cedures ensuring the maximal speed. 
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